

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,204	03/29/2004	Kie Y. Ahn	500466.04 (29356/US/3)	5118
7:	590 01/26/2005		EXAMI	NER
Steven H. Arterberry, Esq. DORSEY & WHITNEY LLP			SANTIAGO,	MARICELI
Suite 3400			ART UNIT	PAPER NUMBER
1420 Fifth Avenue			2879	
Seattle, WA	98101		DATE MAILED: 01/26/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

			De /
	Application No.	Applicant(s)	412
	10/813,204	AHN ET AL.	
Office Action Summary	Examiner	Art Unit	<u> </u>
	Mariceli Santiago	2879	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet with	h the correspondence address -	•
A SHORTENED STATUTORY PERIOD FOR RI THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication  - If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory properties to reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a rent. In. In a reply within the statutory minimum of thirty eriod will apply and will expire SIX (6) MON statute, cause the application to become AB.	eply be timely filed  (30) days will be considered timely.  FHS from the mailing date of this communica  ANDONED (35 U.S.C. § 133).	ition.
Status			
1) Responsive to communication(s) filed on	09 August 2004.		
	This action is non-final.		
3) Since this application is in condition for all		ers, prosecution as to the merits	is
closed in accordance with the practice und			
Disposition of Claims			
4)⊠ Claim(s) <u>62-96</u> is/are pending in the applic	ation.		
4a) Of the above claim(s) is/are with	ndrawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>62-96</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction at	nd/or election requirement.		
Application Papers			
9) The specification is objected to by the Exar	miner.		
10)⊠ The drawing(s) filed on 29 March 2004 is/a		ected to by the Examiner.	
Applicant may not request that any objection to		•	
Replacement drawing sheet(s) including the co			1(d).
11) The oath or declaration is objected to by the			
Priority under 35 U.S.C. § 119			
<ul> <li>12) Acknowledgment is made of a claim for force</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority document</li> <li>2. Certified copies of the priority document</li> <li>3. Copies of the certified copies of the</li> </ul>	nents have been received. nents have been received in Ap	oplication No	
application from the International Bu	reau (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a	list of the certified copies not r	eceived.	
Attachment(s)			
1) X Notice of References Cited (PTO-892)	4) Interview Su	ummary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948		/Mail Date	
<ol> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date</li> </ol>	6) Other:	formal Patent Application (PTO-152)	

Art Unit: 2879

#### **DETAILED ACTION**

#### Response to Amendment

The Amendment, filed on August 9, 2004, has been entered and acknowledged by the Examiner.

Cancellation of claims 1-61 has been entered.

Claims 62-96 are pending in the instant application.

## Specification

The current status of all nonprovisional parent applications referenced should be included. Reference to prior art applications should be updated to recite "This application is a continuation of United States Patent Application No. 09/994,511, filed on November 26, 2001, now U.S. Patent No. 6,835,111..."

### **Double Patenting**

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 62-69, 71-82 and 84-95 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 16-1-3, 7, 9 and 11-22 of

Art Unit: 2879

U.S. Patent No. 6,835,111. Although the conflicting claims are not identical, they are not patentably distinct from each other for the following similarities.

U.S. Application SN 10/813,204	U.S. Patent No. 6.835,111
Claim 62 recites a method of fabricating a porous	Claim 16 states a method of fabricating a field
dielectric layer in a field emission display	emission display baseplate comprising forming
comprising forming a polycrystalline silicon layer on	columns on a substrate, forming a layer of silicon
a substrate and a plurality of columns on the	on the columns and the substrate, etching the
substrate; forming pores in the polycrystalline	silicon layer by anodizing a polycrystalline silicon
silicon layer to form a porous polycrystalline silicon	, , , , ,
layer; and oxidizing the porous polycrystalline	layer to form a layer of porous polycrystalline
silicon layer to provide a porous silicon dioxide	silicon, and oxidizing the porous silicon layer to form a layer of porous silicon dioxide.
layer.	Torri a layer or porous silicon dioxide.
Claim 63 recites a method wherein the act of	Claim 16 states a step of etching the silicon layer
forming pores in the polycrystalline silicon layer	by anodizing a polycrystalline silicon layer to form a
comprises anodizing the polycrystalline silicon	layer of porous polycrystalline silicon.
layer.	ayor or porodo poryoryolamino omoon.
Claim 64 recites a method wherein the act of	Claim 17 states a method wherein the act of
anodizing the polycrystalline silicon layer forms a	anodizing the polycrystalline silicon layer forms a
porous polycrystalline silicon layer having at least	porous polycrystalline silicon layer having at least
50% voids and the act of oxidizing the porous	50% voids and the act of oxidizing the porous
polycrystalline silicon layer forms a porous silicon	polycrystalline silicon layer forms a porous silicon
dioxide layer having at least 22.5% voids.	dioxide layer having at least 22.5% voids.
Claim 65 recites a method wherein the act of	Claim 19 states a method wherein the act of
anodizing the polycrystalline silicon layer forms a	anodizing the polycrystalline silicon layer forms a
porous polycrystalline silicon layer having at least	porous polycrystalline silicon layer having at least
75% voids and the act of oxidizing the porous	75% voids and the act of oxidizing the porous
polycrystalline silicon layer forms a porous silicon	polycrystalline silicon layer forms a porous silicon
dioxide layer having at least 61.5 % voids.	dioxide layer having at least 61.5 % voids.
Claim 66 recites a method wherein the act of	Claim 2 states a method wherein the act of
oxidizing the porous polycrystalline silicon layer to	oxidizing the porous polycrystalline silicon layer to
provide a porous silicon dioxide layer comprises	provide a porous silicon dioxide layer comprises
oxidizing the porous polycrystalline silicon layer to	oxidizing the porous polycrystalline silicon layer to
form a porous silicon dioxide layer having a relative	form a porous silicon dioxide layer having a relative
dielectric constant of less than 3.  Claim 67 recites a method wherein the act of	dielectric constant of less than 3.
oxidizing the porous polycrystalline silicon layer to	Claim 3 states a method wherein the act of
provide a porous silicon dioxide layer comprises	oxidizing the porous polycrystalline silicon layer to
oxidizing the porous polycrystalline silicon layer to	provide a porous silicon dioxide layer comprises
form a porous silicon dioxide layer having a relative	oxidizing the porous polycrystalline silicon layer to form a porous silicon dioxide layer having a relative
dielectric constant of less than 1.6.	dielectric constant of less than 1.6.
Claim 68 recites a method wherein the porous	Claim 22 states a method wherein the porous
silicon dioxide layer is comprised of columnar	silicon dioxide layer is comprised of columnar
silicon dioxide spacers with pores between the	silicon dioxide spacers with pores between the
columnar spacers.	columnar spacers.
Claim 69 recites a method further comprising	Claim 16 states a method further comprising
planarizing the porous silicon dioxide layer.	planarizing the porous silicon dioxide layer.
Claim 71 recites a method of fabricating a field	Claim 1 states a method of fabricating a field
emission display baseplate comprising	emission display baseplate comprising

Art Unit: 2879

forming columns on a substrate; forming a silicon	forming columns on a substrate; forming a silicon	
layer on the columns and the substrate;	layer on the columns and the substrate;	
etching the silicon layer to form a porous silicon	etching the silicon layer to form a porous silicon	
layer, oxidizing the porous silicon layer to form a	layer, oxidizing the porous silicon layer to form a	
porous silicon dioxide layer, planarizing the porous	porous silicon dioxide layer, planarizing the porous	
silicon dioxide layer, forming an extraction grid on	silicon dioxide layer, forming an extraction grid on	
the porous silicon dioxide layer; etching openings	·	
	the porous silicon dioxide layer; etching openings	
through the porous silicon dioxide layer and the	through the porous silicon dioxide layer and the	
extraction grid; and forming emitters in the	extraction grid; and forming emitters in the	
openings in the porous silicon dioxide and the	openings in the porous silicon dioxide and the	
extraction grid.	extraction grid.	
Claim 72 recites a method wherein the act of	Claim 9 states a method wherein the act of etching	
etching the silicon layer forms a porous silicon layer	the silicon layer forms a porous silicon layer having	
having at least 50% voids and the act of oxidizing	at least 50% voids and the act of oxidizing the	
the porous silicon layer forms a porous silicon	porous silicon layer forms a porous silicon dioxide	
dioxide layer having at least 22.5% voids.	layer having at least 22.5% voids.	
Claim 73 recites a method wherein the act of	Claim 7 states a method wherein the act of etching	
etching the silicon layer forms a porous silicon layer	the silicon layer forms a porous silicon layer having	
having at least 75% voids and the act of oxidizing	at least 75% voids and the act of oxidizing the	
the porous silicon layer forms a porous silicon	porous silicon layer forms a porous silicon dioxide	
dioxide layer having at least 61.5% voids.	layer having at least 61.5% voids.	
Claim 74 recites a method wherein the act of	Claim 2 states a method wherein the act of	
oxidizing the porous polycrystalline silicon layer to		
provide a porous silicon dioxide layer comprises	oxidizing the porous polycrystalline silicon layer to	
	provide a porous silicon dioxide layer comprises	
oxidizing the porous polycrystalline silicon layer to	oxidizing the porous polycrystalline silicon layer to	
form a porous silicon dioxide layer having a relative	form a porous silicon dioxide layer having a relative	
dielectric constant of less than 3.	dielectric constant of less than 3.	
Claim 75 recites a method wherein the act of	Claim 3 states a method wherein the act of	
oxidizing the porous polycrystalline silicon layer to	oxidizing the porous polycrystalline silicon layer to	
provide a porous silicon dioxide layer comprises	provide a porous silicon dioxide layer comprises	
oxidizing the porous polycrystalline silicon layer to	oxidizing the porous polycrystalline silicon layer to	
form a porous silicon dioxide layer having a relative	form a porous silicon dioxide layer having a relative	
dielectric constant of less than 1.6.	dielectric constant of less than 1.6.	
Claim 76 recites a method wherein the act of	Claim 16 states a method wherein the act of	
forming pores in the polycrystalline silicon layer	forming pores in the polycrystalline silicon layer	
comprises anodizing the polycrystalline silicon	comprises anodizing the polycrystalline silicon	
layer.	layer.	
Claim 77 recites a method wherein the act of	Claim 11 states a method wherein the act of	
forming emitters comprises forming a high	forming emitters comprises forming a high	
resistance emitter body of silicon monoxide and	resistance emitter body of silicon monoxide and	
metal.	metal.	
Claim 78 recites a method wherein the act of	Claim 12 states a method wherein the act of	
forming a high resistance emitter body comprises	forming a high resistance emitter body comprises	
forming a high resistance emitter body by co-	forming a high resistance emitter body by co-	
evaporation of silicon monoxide and a metal at an	evaporation of silicon monoxide and a metal at an	
evaporation angle of 90 degrees with respect to the	evaporation of silicon monoxide and a metal at all evaporation angle of 90 degrees with respect to the	
substrate surface.	substrate surface.	
Claim 79 recites a method further comprising, after		
the act of etching openings through the porous	Claim 13 states a method further comprising, after	
silicon dioxide layer and the extraction grid and	the act of etching openings through the porous	
Composit dioxide layer and the extraction grid and	silicon dioxide layer and the extraction grid and	

Art Unit: 2879

prior to the act of forming emitters in the openings	prior to the act of forming emitters in the openings
in the porous silicon dioxide layer and the	in the porous silicon dioxide layer and the
extraction grid, forming a sacrificial layer on the	extraction grid, forming a sacrificial layer on the
extraction grid by angle evaporation.	extraction grid by angle evaporation.
Claim 80 recites a method wherein the act of	Claim 14 states a method wherein the act of
forming a sacrificial layer on the extraction grid by	forming a sacrificial layer on the extraction grid by
angle evaporation comprises forming a sacrificial	angle evaporation comprises forming a sacrificial
layer on the extraction grid by angle evaporation at	layer on the extraction grid by angle evaporation at
an angle of seventy five degrees or more from a	an angle of seventy five degrees or more from a
surface normal of the substrate.	surface normal of the substrate.
Claim 81 recites a method wherein the act of	Claim 15 states a method wherein the act of
forming emitters comprises forming emitter bodies	forming emitters comprises forming emitter bodies
by co-evaporating silicon monoxide and a metal,	by co-evaporating silicon monoxide and a metal,
and forming emitter tips by evaporating a material	and forming emitter tips by evaporating a material
having a work function of less than four electron	having a work function of less than four electron
volts.	volts.
Claim 82 recites a method wherein the porous	Claim 22 states a method wherein the porous
silicon dioxide layer is comprised of columnar	silicon dioxide layer is comprised of columnar
silicon dioxide spacers with pores between the	silicon dioxide spacers with pores between the
columnar spacers.	columnar spacers.
Claim 84 recites a method of fabricating a field	Claim 1 states a method of fabricating a field
emission display baseplate comprising forming	emission display baseplate comprising forming
conductors on a substrate; forming a porous silicon	conductors on a substrate; forming a porous silicon
dioxide layer on the conductors and on the	dioxide layer on the conductors and on the
substrate; planarizing the porous silicon dioxide	substrate; planarizing the porous silicon dioxide
layer; forming an extraction grid on the porous	layer; forming an extraction grid on the porous
silicon dioxide layer; etching openings through the	silicon dioxide layer; etching openings through the
porous silicon dioxide layer and the extraction grid;	porous silicon dioxide layer and the extraction grid;
and forming emitters in the openings in the porous	and forming emitters in the openings in the porous
silicon dioxide layer and the extraction grid.	silicon dioxide layer and the extraction grid.
Claim 85 recites a method wherein the act of	Claim 11 states a method wherein the act of
forming emitters comprises forming a high	forming emitters comprises forming a high
resistance emitter body of silicon monoxide and	resistance emitter body of silicon monoxide and
metal.	metal.
Claim 86 recites a method wherein the act of	Claim 12 states a method wherein the act of
forming a high resistance emitter body comprises	forming a high resistance emitter body comprises
forming a high resistance emitter body by co-	forming a high resistance emitter body by co-
evaporation of silicon monoxide and a metal at an	evaporation of silicon monoxide and a metal at an
evaporation angle of 90 degrees with respect to the	evaporation angle of 90 degrees with respect to the
substrate surface.	substrate surface.
Claim 87 recites a method further comprising, after	Claim 13 states a method further comprising, after
the act of etching openings through the porous	the act of etching openings through the porous
silicon dioxide layer and the extraction grid and	silicon dioxide layer and the extraction grid and
prior to the act of forming emitters in the openings	prior to the act of forming emitters in the openings
in the porous silicon dioxide layer and the	in the porous silicon dioxide layer and the
extraction grid, forming a sacrificial layer on the	extraction grid, forming a sacrificial layer on the
extraction grid by angle evaporation.	extraction grid by angle evaporation.
Claim 88 recites a method wherein the act of	Claim 14 states a method wherein the act of
forming a sacrificial layer on the extraction grid by	forming a sacrificial layer on the extraction grid by
g and a grant grant by	The state of the s

Art Unit: 2879

angle evaporation comprises forming a sacrificial layer on the extraction grid by angle evaporation at an angle of seventy five degrees or more from a surface normal of the substrate.	angle evaporation comprises forming a sacrificial layer on the extraction grid by angle evaporation at an angle of seventy five degrees or more from a surface normal of the substrate.
Claim 89 recites a method wherein the act of forming emitters comprises forming emitter bodies by co-evaporating silicon monoxide and a metal, and forming emitter tips by evaporating a material having a work function of less than four electron volts.	Claim 15 states a method wherein the act of forming emitters comprises forming emitter bodies by co-evaporating silicon monoxide and a metal, and forming emitter tips by evaporating a material having a work function of less than four electron volts.
Claim 90 recites a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 3.	Claim 18 states a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 3.
Claim 91 recites a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 1.6.	Claim 20 states a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 1.6.
Claim 92 recites a method wherein the porous silicon dioxide layer is comprised of columnar silicon dioxide spacers with pores between the columnar spacers.	Claim 22 states a method wherein the porous silicon dioxide layer is comprised of columnar silicon dioxide spacers with pores between the columnar spacers.
Claim 93 recites a method wherein the act of oxidizing the porous polycrystalline silicon layer forms a porous silicon dioxide layer having at least 22.5% voids.	Claim 17 states a method wherein the act of oxidizing the porous polycrystalline silicon layer forms a porous silicon dioxide layer having at least 22.5% voids.
Claim 94 recites a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 3.	Claim 18 states a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon dioxide layer having a dielectric constant of less than 3.
Claim 95 recites a method wherein the act of forming a porous silicon dioxide layer comprises forming a porous silicon layer having at least 61.5% voids.	Claim 19 states a method wherein the act of oxidizing the porous polycrystalline silicon layer forms a porous silicon dioxide layer having at least 61.5 % voids.

Claims 70, 83 and 96 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1 and 16 of U.S. Patent No. 6,835,111 in view of Jones et al. (US 5,647,785).

Claims 1 and 16 of Patent '111 fail to state the limitation of the act of planarizing the porous silicon dioxide layer comprises chemical-mechanical polishing the porous silicon dioxide layer as set forth in claims 70, 83 and 96. However, Jones discloses the a method of fabricating a field emission display baseplate further comprising the step of chemical-mechanical polishing

Art Unit: 2879

to planarize the insulating silicon layer. Accordingly, one skilled in the art at the time the

invention was made would contemplate the obvious use of the conventional chemical-

mechanical polishing for planarization purposes, as evidenced by Jones, in the manufacture of

Page 7

field emission display baspeplates.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Mariceli Santiago whose telephone number is (571) 272-2464. The

examiner can normally be reached on Monday-Friday from 9:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nimesh Patel, can be reached on (571) 272-2457. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about PAIR system.

see http://pair-direct.uspto.gov. Should you have questions on access to Private PAIR system,

contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mariceli Santiago Patent Examiner

Art Unit 2879